

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. S. S. S. Alerandria Virginia 22313-1450 www.uspig.gov

			•		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/617,494	07/11/2003	Graham Clift	50T5348.01	2833	
75	90 09/29/2006		EXAM	INER	
Rogitz & Asso	Rogitz & Associates			DO, CHAT C	
Suite 3120					
750 B Street		•	ART UNIT	PAPER NUMBER	
San Diego, CA	San Diego, CA 92101			2193	
			DATE MAIL ED: 09/29/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/617,494	CLIFT, GRAHAM			
Office Action Summary	Examiner	Art Unit			
	Chat C. Do	2193			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  16(a). In no event, however, may a reply be time  rill apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	l. lely filed the mailing date of this communication. O (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on 11 Ju     This action is FINAL. 2b) ☑ This     Since this application is in condition for allowant closed in accordance with the practice under E	action is non-final. ace except for formal matters, pro				
Disposition of Claims		·			
4) ⊠ Claim(s) 1-23 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw  5) □ Claim(s) is/are allowed.  6) ⊠ Claim(s) 1-4,6,9-12 and 16-20 is/are rejected.  7) ⊠ Claim(s) 5,7,8,13-15 and 21-23 is/are objected  8) □ Claim(s) are subject to restriction and/or	vn from consideration. to.				
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on 11 July 2003 is/are: a) Applicant may not request that any objection to the ore Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examiner	☑ accepted or b) ☐ objected to b drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 07/11/2003	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa				

#### **DETAILED ACTION**

### Claim Objections

1. Claims 1-2, 5, 17, 21, and 23 are objected to because of the following informalities:

Re claim 1, the applicant is advised to rewrite the phase "wounter stages" in line 2 as "w counter stages" for clarification. Claim 17 has the same objection.

Re claim 2, the applicant is advised to replace the acronym "an ASIC" in line 2 as "an application specific integrated circuit (ASIC)" for clarification. Re claims 11 and 18 have the same objection.

Re claim 5, the applicant is advised to rewrite the phrase "(an AND of a previous count bit and a previous carry bit)" in lines 3-4 as "an output of an AND of a previous count bit and a previous carry bit" for clarification. Re claims 21 and 23 have the same objection.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 102

- 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
  - A person shall be entitled to a patent unless -
  - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-2, 4, 6, 16-18, and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Ivo Viscor ("Gray Counter in VHDL").

Art Unit: 2193

Re claim 1, Ivo Viscor discloses in Figures 1-2 a data bit counter having a width "w" (e.g. gray counter in Figure 2 with the width is 3), comprising: at least wocunter stages (e.g. three gray\_1 stage in the Figure 2), each stage (e.g. take the middle gray\_1 in Figure 2) receiving at least one carry bit (e.g. Z(1) as the carry-in into the middle gray\_1 in Figure 2), and at least one count bit (e.g. the Qout from the right gray\_1 to the middle gray\_1 in Figure 2), each stage (e.g. take the middle gray\_1 in Figure 2) executing logic on the count bit and carry bit to output at least one count bit (e.g. Qout of the middle gray\_1 to the next gray\_1 in Figure 2) and at least one carry bit (e.g. Z(2) as Z(2) as Z(2) as Z(2) as Z(2) as Z(2) in Figure 2), the count bits output by the stages together representing a Gray counter count value (e.g. last line in page 1 to the first line in page 2).

Re claim 2, Ivo Viscor further discloses in Figures 1-2 the counter is embodied on at least one of: a field programmable gate array, and an ASIC (e.g. introduction section in page 1 first paragraph wherein the Gray counter is implemented in VHDL as part of ASICs).

Re claim 4, Ivo Viscor further discloses in Figures 1-2 the logic for outputting a carry bit includes determining an AND (e.g. the bottom AND gate with symbol & in Figure 1 as gray\_1) between an input carry bit (e.g. Zin as the carry-in input from the previous gray\_1) and an inverted input count bit (e.g. qin as count-in is inverted with the circle prior entering the AND gate in Figure 1).

Re claim 6, Ivo Viscor further discloses in Figures 1-2 the logic includes changing a Gray code counter bit when both the previous count bit and previous carry bit have

Application/Control Number: 10/617,494

Art Unit: 2193

Page 4

values equal to one (e.g. this is the property of T-flipflop of the gray\_1 counter in Figure 1 wherein when both the carry-in as Zin and count-in as qin are equal to one, T will be equal to 1 according to AND gate, then the output of the T flip-flop as qout must be flipped/changed state).

Re claim 16, Ivo Viscor discloses in Figures 1-2 a logic device executing method acts for counting a number of bits processed (e.g. Figures 1-2, abstract, and the paragraphs under the description of the Gray counter in VHDL section in pages 1-2), the method acts comprising: generating a carry bit chain (e.g. Zout of each gray\_1 node in Figure 2) useful for determining which, if any, higher order bits should change in a next clock cycle (e.g. Zin from the previous gray\_1 node is AND with Qin from the previous gray\_1 node to determine whether or not the Qout should change); generating a count bit chain (e.g. Qout of each gray\_1 node in Figure 2), the chains being dependent on each other (e.g. all gray\_1s are depend on each other to determine the gray counting); and using the count bit chain to indicate a count of a number of bits (e.g. last line of page 1 to first line of page 2 and the output of q(1) to q(3) in Figure 2 in page 2).

Re claim 17, it has same limitations cited in claim 1. Thus, claim 17 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 18, it has same limitations cited in claim 2. Thus, claim 18 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 20, it has same limitations cited in claim 4. Thus, claim 20 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Application/Control Number: 10/617,494 Page 5

Art Unit: 2193

## Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3, 9-12, and 19 are rejected under 35 U.S.C. 103(a) as being obvious over Ivo Viscor ("Gray Counter in VHDL") in view of Hsu et al. (U.S. 6,845,414).

Re claim 3, Ivo Viscor fails to disclose in Figures 1-2 the gate array is implemented in a computer device having at least a main processor and at least a communication processor communicating therewith. However, Hsu et al. disclose in Figures 2 and 5-8 the gate array as gray counter (e.g. col. 2 lines 24-30 and Figures 5-6) is implemented in a computer device having at least a main processor (e.g. lower portion of Figure 2 and right portion of Figure 5 as read processor) and at least a communication processor communicating therewith (e.g. upper portion of Figure 2 and left portion of Figure 2 as write processor). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add the gate array is implemented in a computer device having at least a main processor and at least a communication processor communicating therewith as seen in Hsu et al.'s invention into Ivo Viscor's invention because it would enable to efficiently control the access between the processors as read processor and write processor (e.g. abstract, col. 1 lines 12-25, and col. 2 lines 16-41).

Art Unit: 2193

Re claim 9, Ivo Viscor discloses in Figures 1-2 a computing device (e.g. introduction section in page 1 and first paragraph under the description of the gray counter in VHDL section in page 1), comprising: at least one Gray code counter (e.g. second paragraph under the introduction section page 1 and Figures 1-2 wherein the q(1)q(3) are the output of the gray counter in Figure 2), the counter being generic in width (e.g. second paragraph under the description of the gray counter in VHDL section in page 1 and part of code lines 6-11 page 5) and having a reset value that is undetermined at compilation (e.g. part of code lines 22-33 of page 4 and part of code lines 32-43 of page 5 wherein the reset value is not fixed but rather it is depending on the clock and other signals as seen in part of code in page 4, thus, the value of reset q(0) is not determined at the compilation time). Ivo Viscor fails to disclose at least one main processor; at least one communication processor; and at least one data buffer associated by the gray counter between the processors for transferring data there between. However, Hsu et al. disclose in Figures 2 and 5-8 at least one main processor (e.g. lower portion of Figure 2 and right portion of Figure 5 as read processor); at least one communication processor (e.g. upper portion of Figure 2 and left portion of Figure 2 as write processor); and at least one data buffer associated by the gray counter (e.g. part 510 in Figure 5 and col. 3 line 59 to col. 4 line 17) the between the processors for transferring data there between (e.g. Figure 5 wherein the data are transferred across the left and the right part of Figure 5). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add at least one main processor; at least one communication processor; and at least one data buffer associated by the gray counter between the

Application/Control Number: 10/617,494

Art Unit: 2193

processors for transferring data there between as seen in Hsu et al.'s invention into Ivo Viscor's invention because it would enable to efficiently control the access between the processors as read processor and write processor (e.g. abstract, col. 1 lines 12-25, and col. 2 lines 16-41).

Page 7

Re claim 10, it has same limitations cited in claim 1. Thus, claim 10 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 11, it has same limitations cited in claim 2. Thus, claim 11 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 12, it has same limitations cited in claim 4. Thus, claim 12 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 19, it has same limitations cited in claim 3. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

### Allowable Subject Matter

- 6. Claims 5, 7-8, 13-15, and 21-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 7. The following is an examiner's statement of reasons for allowance:

The prior art of records fails to disclose or render an obviousness of a data bit counter having a width "w" comprising: an n<sup>th</sup> count bit has a value of gcount(n)' after an active clock edge associated with the counter, and the logic includes determining gcount(n)' using an XOR of a current count bit and at least one other bit in addition to all

limitations cited in preceding claims as seen in dependent claim 13 and further wherein the at least one other bit as an AND of a previous count bit and a previous carry bit as seen in dependent claims 5 and 21.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

#### Conclusion

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - a. U.S. Patent No. 5,164,968 to Otto discloses a nine bit gray code generator.
  - b. U.S. Patent No. 5,191,425 to Hachiyama et al. disclose an image pickup apparatus having a gray counter.
  - c. U.S. Patent No. 6,400,735 to Percey discloses a glitchless delay line using gray code multiplexer.
  - d. U.S. Patent No. 6,434,642 to Camilleri et al. disclose a FIFO memory system and method with improved determination of full and empty conditions and amount of data stored.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on  $M \Rightarrow F$  from 7:00 AM to 5:30 PM.

Application/Control Number: 10/617,494

Art Unit: 2193

Page 9

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2193

September 26, 2006

Ala